Wc have developed a basic hardware organization for neural networks using "braincell-likc" transistor called Neuron MOSFET (vMOS) as a key element and a newly developed EEPROM synapse cells. [n order to provide a sclf-learning capability to the neural network hardware, a new hardware-oriented learning algorithm called Hardware Backpropagation (HBP) has been dcveloped by simplifying the original Backpropagation algorithm aiming at facilitating its on-chip circuitry implementation. The self-learning performance of vMOS neural networks has been verified by a learning simulator which has been developed for optimizing the pertinent circuit parameters.
INTRODUCTION
A photomicrograph of an experimental vMOS neural network chip is shown in Fig. 4 by a, the network is forced to continue learning even after it correctly learns the problem. 
OPTIMIZATION OF HBP PARAMETERS

